Wafer-Level Testing and Test During Burn-in for Integrated Circuits
Format: Hardcover
ISBN13: 9781596939899
Hardcover|9781596939899
Out of Stock
Overview
Wafer-level testing refers to a critical process of subjecting integrated circuits and semiconductor devices to electrical testing while they are still in wafer form. Burn-in is a temperature/bias reliability stress test used in detecting and screening out potential early life device failures. This hands-on resource provides a comprehensive analysis of these methods, showing how wafer-level testing during burn-in (WLTBI) helps lower product cost in semiconductor manufacturing. Engineers learn how to implement the testing of integrated circuits at the wafer-level under various resource constraints. Moreover, this unique book helps practitioners address the issue of enabling next generation products with previous generation testers. Practitioners also find expert insights on current industry trends in WLTBI test solutions.
| ISBN-13 | 9781596939899 |
|---|---|
| ISBN-10 | 1596939893 |
| Weight | 0.95 Pounds |
| Dimensions | 6.20 x 0.70 x 9.10 In |
| List Price | $129.00 |
| Edition | 1st Edition |
| Format | Hardcover |
|---|---|
| Pages | 215 pages |
| Publisher | Artech House Publishers |
| Published On | 2010-02-28 |
View All Offers
Sort by:
Price
