
System Level Design from HW/SW to Memory for Embedded Systems
Format: Paperback
ISBN13: 9783030079178
✨ Featured Offer
Used, Good
$95.83
List Price: $54.99
FREE standard delivery by: 31 Mar 2026
Overview
This book constitutes the refereed proceedings of the 5th IFIP TC 10 International Embedded Systems Symposium, IESS 2015, held in Foz do Iguaçu, Brazil, in November 2015.
The 18 full revised papers presented were carefully reviewed and selected from 25 submissions. The papers present a broad discussion on the design, analysis and verification of embedded and cyber-physical systems including design methodologies, verification, performance analysis, and real-time systems design. They are organized in the following topical sections: cyber-physical systems, system-level design; multi/many-core system design; memory system design; and embedded HW/SW design and applications.
| ISBN-13 | 9783030079178 |
|---|---|
| ISBN-10 | 3030079171 |
| Weight | 1.00 Pounds |
| Dimensions | 6.10 x 0.55 x 9.25 In |
| List Price | $54.99 |
| Edition | 1st Edition |
| Format | Paperback |
|---|---|
| Language | English |
| Pages | xii, 231 pages |
| Publisher | Springer |
| Published On | 2018-12-11 |
View All Offers
Sort by:
Seller details
Santa Clarita, CA, USA
Free delivery by: 31 Mar 2026