Introduction to Logic Synthesis Using Verilog HDL
Format: Paperback
ISBN13: 9781598291063
Paperback|9781598291063
✨ Featured Offer
Used, Good
$23.93
List Price: $35.00
🚚
See all 2 offers from $23.93 FREE standard delivery by: 31 Mar 2026
Overview
Introduction to Logic Synthesis Using Verilog HDL explains how to write accurate Verilog descriptions of digital systems that can be synthesized into digital system netlists with desirable characteristics. The book contains numerous Verilog examples that begin with simple combinational networks and progress to synchronous sequential logic systems. Common pitfalls in the development of synthesizable Verilog HDL are also discussed along with methods for avoiding them. The target audience is anyone with a basic understanding of digital logic principles who wishes to learn how to model digital systems in the Verilog HDL in a manner that also allows for automatic synthesis. A wide range of readers, from hobbyists and undergraduate students to seasoned professionals, will find this a compelling and approachable work. The book provides concise coverage of the material and includes many examples, enabling readers to quickly generate high-quality synthesizable Verilog models.
| ISBN-13 | 9781598291063 |
|---|---|
| ISBN-10 | 1598291068 |
| Weight | 0.35 Pounds |
| Dimensions | 7.50 x 0.19 x 9.25 In |
| List Price | $35.00 |
| Format | Paperback |
|---|---|
| Language | English |
| Pages | 84 pages |
| Publisher | Morgan and Claypool Publishers |
| Published On | 2006-10-30 |
View All Offers
Sort by:
Price
Condition
Seller
Seller Comments
Price
✨ Used, Good
Seller details
Hawking Books
Edgewood, TX, USA
Good Condition. Has a small amount of writing/highlighting.
Free delivery by: 31 Mar 2026
Used, Good
Seller details
Bonita
Santa Clarita, CA, USA
Access codes and supplements are not guaranteed with used items. May be an ex-library book.
Free delivery by: 31 Mar 2026